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AbstrC:ict-A method is described for realizing asynchronous sequential 
c:'rcui ts in a manner analogous to the stored state method for synchronous 
seque:1tial circuits. The method si:nplifies the process of constructing 
asynchronous sequential circui ts. allows util ization of ex isting MSI parts. 
3nd a'"oid s the necessi ty for concern with races or hazard s. 
Index Terms-Asynchronous sequential circui ts. Huller circui ts. sel f-timed 
syste~s. stored state sequential circuits. 
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,. Introduction 
Although the classical method [', 2, 3J for realizing asynchronous 
sequential circui ts is well developed, it requires the expenditure of a 
sUbstantial amount of effort to find state assignments that produ~e 
hazard-free and race-free realizations. It also yields realizations that use 
IDrge quantities of random gate logic, resulting in high part count with SSI 
circuits and little if any regularity. The circuit complexity of 
conventionally realized asynchronous state machines increases very rapidly as 
the nu:nber of states and inputs to the state machine goes up, making the 
direct realization of reliable machines with more then a relatively small 
n1r.1ber of states and inputs an intractable problem. While it is possible to 
decoopose a single machine into a collection of smaller and more easily 
realizable machines [3, 4J, this approach will typically increase the part 
count and may substantially slow the operation of the machine. 
The introduction of Field Programmab"le ROt1' S . simplified the process of 
realizing synchronous sequential circuits by allowin6 the development of 
stored state techniques [5,6J. In this article a method is described for 
applying stored state techniques to asynchronous se:quential circuits in an 
enviroOlnent where all elements are Huller circuits or self-timed systems 
[7, 8J. In what follows, the terminology gnd conventions used for self-timed 
sys'Cems are compatible wi th those used in 
referred for background and additional detail. 
2. Signaling Protocol 
[8 J, to which the reader is 
Because an asynchronous system lacks a clock that can be used to delL~it 
data trans.~issions, the signaling protocol used must somehow incorporate a 
neans to indicate the limits of a transmission. To assure that the data 
"-ransni tted from one element of the system to another is actually received t 
some form of closed loop or "handshaking" protocol is required. 
A pulse, regardless of its duration, can be too fast for some element in 
a system, therefore transitions must be used in asynchronous signaling 
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conventions. The minimum number of transitions required is two; one to murk 
~he ini tiation of the operation (generally called REQUEST). and another to 
~ark the termination of the operation (generally called ACKNOWLEDGE). 
Protocol s that use this minimUlil number of transi tions per operation are called 
2-cycle or nonreturn-to-zero (NRZ) signaling schemes. 
An al ternative to 2-cycle signaling is 4-cycle or return-to-zero (RZ) 
si:;nal ing, which uses two transi tions each on the REQUEST and ACKNOWLEDGE 
lines per op~ration. 4-cycle signaling was first invented by Muller [7] and 
is uS0d in rnany of his examples of speed independent cireui ts. Both 2-cycle 
and 4-cycle signaling can be realized in single-rail (1 wire:) form. which is 
sensitive to the relative delays of the data paths and the associated REQUEST 
or ACKNOI-lLEDGE path; or in a delay-insensi tiv e, double-rail (2 wire) form 
.... ·h·::re the REQUEST or ACKNOWLEDGE signal is embedded in each bit of the 
associated data bus. 
The 4-cycle, single rail signaling protocol shown in Figure 2-1 is used 
in the circuits described here. 2-cycle signaling could also be used. 
al though the resul ting circui ts would typically be more complex. Seitz [8] 
has described conversion elements between single and' double rail coding for 
applications where delay-insensitive communication betwe"en modules is 
required. 
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Figure 2-1: Four cy~le s:gnaling. 
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As shown in Figure 2-1, the link, which is defined as the REQUEST and 
ACKNOWLEDGE lines plus the input and output data busses, starts in the idle 
state wi th both REQUEST and ACKNOWLEDGE low. In put data to the element is 
required to be valid prior to the REQUEST going high and must remain valid 
until the ACKNOWLEDGE from the element goes high. Once the REQUEST has gone 
high, it must remain high until the ACKNo\VLEDGE goes high. The REQUEST must 
be high and output data from the element must be valid prior to the 
ACKIWWLEDGE going high. The ACKNOWLEDGE must remain high and the output data 
must remain valid until the REQUEST goes low. The ACKNO'n'LEDGE I:lUst go low, 
returning the link to the idle state, before the REQUEST ;nay again go high. 
3. Construction Rules 
The asynchronous sequential circuit (the machine) being described here 
will be an element of a larger system. It will be linked to other elements of 
the system by the REQUESTS, ACKNOWLEDGES, and data busses that are fts inputs 
and outputs. 
In the initial state, all REQUESTS and ACKNOWLEDGES in the input and 
output set of the machine must be low. 
The machine starts from a state in which all the communication links between 
itself and the rest of the system are idle. 
- The input set must contain at least one REQUEST. 
This rule guarantees that the machine can start. 
If the input set contains more then one REQUEST. then ex ternal 
arbitration must be used to preclude concurrent REQUESTS. 
- The output set must contain the associated ACKNOWLEDGE to every 
REQUEST in the input set. 
- The input set may contain any number of ACKNOWLEDGES. 
- The output set must contain the associated REQUEST to every 
ACKNOWLEDGE in the input set. 
Tne machine is only capable of single-in put-change operation. These 
rules and the signalling protocol are intended to insure that the machine will 
not receive lOul tiple-input-changcs. 
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Since the machine has no control over the occurrence of the initial 
10w-to-hiJh transition on REQUESTS in its input set, external arbitration must 
be us-.:d '(.0 guarantee that only one of these links will be active at a time. 
The signalling protocol requires that a REQUEST that has gone high remain high 
un til the associated ACKNOilLEDGE goes high. Tnis and the rule that the 
associated ACKNOWLEDGE must be in the output set of the machine, allows the 
machine t.o preclude another transition on the REQUEST line until it is ready 
for that transition. Once the REQUEST goes low, the machine is similarly able 
to block the next transition on that or any other REQUEST line in the input 
s~t by holding the associated ACKNOWLEDGE high. 
The rule that the associated REQUEST to every ACKNOWLEDGE in the input 
set of the machine must be in its output set, gives the machine the ability to 
cont.rol the number of REQUEST and ACKNOWLEDGE lines in its input set on which 
transitions may occur at any given time. 
- On each state change, a transition w1il occur on one and only one of 
the REQUEST and ACKNmlLEDGE lines in the output set. 
- There will be a one-to-one correspondence between transitions on the 
REQUEST and ACKNOWLEDGE lines in the input set and state change. 
The 1 imi tation of output set REQUEST and ACKNOWLEDGE transitions to at 
most one per state change assures that the number of input set REQUEST and 
AC~JO~LEDGE lines on which a transition is possible will not exceed one. The 
requirement of at least one output set REQUEST and ACKNOWLEDGE transition per 
state change and the requirement for exactly one state change for each input 
REQUEST and ACKNOWLEDGE transition guarantees that the machine, once started, 
will continue to run, at least until returning to the initial state or some 
other state in which all of its links are idle. The last rule means that the 
machine operates in single-output-change mode. 
Figure 3-1 shows a typical stored state table realization of a 
sy.1chronous sequential circuit. The PRO:1 contains the state table and 
generates from the current state and inputs, a next state and outputs which 
are the inputs to the register. State changes occur periodically and 
5 
Srstem C ock --------------------------~ 
x 
P 
R 
o 
M 
E 
R 
State Variables 
Figure 3-1: A typical stored state synchronous sequential circuit. 
s)~:hrc~ously with the sys~em clock. 
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Figure 3-2: : ASy:ichr'onous sequential circui t real ization. 
i\'ith the rules and signaling protocol outlined above, a race-free and 
hc;z;rd-free .:lsynchronous sequential circui t may be realized as shown in figure 
3-2. As in the above synchronous example, the PROM holds the state table of 
~r.~ .JE:::::ine and genera~es a nex t state and outputs which are the input to the 
re;:'s,,"-:i. State changes occur · when the edge detector / pulse generator 
~ro:u~es a pulSe, ~hich it does in response to each transition on one of the · 
i~?~t REQUEST or ACKNO~LED~E lines. The pulse must be of sufficient width to 
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satisfy the requirements of the register cmd the t.rail ing edge of the pul se is 
to be delayed from the triggering transi tion by T ..... here 
T = t pdg + t pdp + tsur; 
t pdg = the max imun propagation delay of the data bus gates; 
tpdp = the maximum propagation delay of the pro:n; 
and 
tsur = the minimu:n set up time of the register. 
The gates on the data buses are required to assure that transitions on 
these lines outside the periods for which their stability is guaranteed can 
not affect state transitions which may be occurring concurrently. The delays 
on the REQUESTS and ACKNOivLEDGES out of the register are used to assure that 
the associated data is val id before the REQUEST or ACKNOWLEDGE goes high. 
They should be at least of duration D where 
D = tpdr max - t pdr min. 
t pdr max = the maximum propagation delay of the register. 
and 
tpdr min = the minimum propagation delay of the register. 
Alternatively. all of the elements of the system can be desi~ned to tolerate a 
maximum skew of at least D between the arrival of a REQUEST or ACKNO'JLEDGE and 
the validity of the associated data. Increasing the edge detector / pul se 
generator delay. T. by at le&st D will acheive this for elements of the system 
that are stored state asynchronous sequential cir?uits. A realization for the 
edge detector pulse generator is 5 ]10.1;") in fi ~~ure 3-3. 
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Figure 3-3: Edge Detector / Pulse Generator realization. 
\/llile this re<.llizution of th~ asynchronous sec;uential circuit is the most 
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s:.rai;ht fon:ard, it has the disadvantage of using storage rather 
i:1€::~ficiently. For a:1 N state machine with I inputs and 0 outputs, a PROH is 
r-=~Ji;cj of size 
. .''''' ... : 
2
( nog2Nl + I) 
words 
by 
rxl = the least integer equal to or greater then x. 
In most cases, the next state decision depends only on a snall subset of 
t~e M inpu~s to the machine. In cases where P, the maximum size subset of 
i~~Jts required to determine the next state, is significantly less then If it 
is ?ossible to reduce substantially the size of the PROM. 
RE()UESTA 
Data InA 
ACKNOT.:L[DGLr 
Data Out I 
Edge Detector I 
Pulse Genera tor 
... . . . ~ 
---, 
I }i'-+P 
I ., 
· 
b. 
R I 
E I 
· 
ACKN01VLEDGE A 
Data OutA 
· M ~ · U 
X , 
.... 
I 
· 
· 
· 
~;j \ State 
--
, 
P G 
R ~ r 0 S 
M T 
E 
R 
'--
Variables 
b. 
I 
-
· 
· 
_ .... 
, 
· 
· 
· 
REOUEST1 
Data Inr 
Figure 3-4: St.C>t·:d state asynchronous sequential circuit 
with state-selected ~nput set. 
Figure 3-4 shows one way this reduction may be accomplished. Here, a 
!~~set of ~he input set is selected as a function of the current state of the 
r:::.:h:n.;. The resul ting PROI1 size requirement is 
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(flog2N1 + P) 2 words 
by 
rlog2Nl + 0 bits. 
This realization has the additional advantage that, in most cases, the gates 
on the data busses are no 10n6er necessary as these lines will generally only 
be selected as PROI~ inputs during the periods for which their stability is 
guaranteed. Note that the delay T is now given by 
T = HAX[Cpdm ' tselmJ + tpdp + tsur; 
where 
t pdm 
and 
= the propagation delay through the multiplexor; 
t se1m = the select time of the multiplexor. 
4. Conclusions 
A method has been described for applying stored state techniques to the 
realization of asynchronous sequential circui ts which operate in 
single-input-change and single-output-chang e mode. Tne signaling protocol 
used between the asynchronous sequential circui t and other elements of the 
systc:n of which it is a part has been described, construction rules have been 
sp~cified and block diagrams for two alternate realizations given. 
Advantages of this method include: 
Ease of real ization. Little effort is required beyond specifying 
the state table for the machine. 
- Freedom from concern with races and hazards. 
- Reduced part count and circui t complex i ty as compared to classically 
realized asynchronous sequential circuits. 
- .Fast debugging. This is partly due to the reduced part count and 
portly to the fact that a pulse is generated to cause each state 
transi tion. This makes the use of a clocked logic analyzer 
possible. 
- Simple modification. In cases where the modifications do not 
require the addition of new inputs .and where the change in the 
nunber of states does not exceed the PROl1 capacity, all that is 
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necessary to modify the state [:lachine is to reprogram the PRO:1. 
Disadvanta6es include: 
" 
~) :~ .; ." 
- Slowar circuits. The extra levels of logic needed to realize 
aSYi1chronous sequential circui ts by the stored ~:'ate method means 
that they will be slOWer then their classical equivalents when both 
are realized in the same te~hnology and at the same level of 
inte3ration (VLSI Nt10S for ex ample) • 
Thi s techni que has been used over the past two years by a nt.rnber of 
designers on the Burroughs sponsored Data Driven Computation Project at the 
University of Utah. DD112, the current version of our data driven machine, 
incorporates severnl hundred stored logic asynchronous sequential circui ts, 
:.he largest of which has 260 states, 81 inputs, and 61 outputs. The te~hnique 
is also now being taught in the Computer Science Dapartment's Switching 
Circuits Lab series as part of an effort to train students in asynchronous as 
w~ll as synchronous digital design. 
'. 
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